## ATTY. DOCKET NO. U.S. SERIAL NO. 10746/23 09/754,632 APPLICANT(S) Kazuo Aoyama et al. FILING DATE PTO-1449 FORM ATTY. DOCKET NO. U.S. SERIAL NO. 09/754,632 APPLICANT(S) Kazuo Aoyama et al. FILING DATE January 4, 2001 GROUP 2815

## **U. S. PATENT DOCUMENTS**

EXAMINER INITIAL	PATENT NUMBER	PATENT DATE	NAME	CLASS	SUBCLASS	FILING DATE
DL	5,256,911	October 26, 1993	Mark A. Holler et al.			
	5,305,250	April 19, 1994	Fathi M. A. Salam et al.			
	4,873,661	October 10, 1989	Yannis Tsividis			
DL	5,343,555	August 30, 1994	Gökce Yayla et al.			

FOREIGN PATENT DOCUMENTS

			•			TRANSLATION	
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
DL	WO 99/66419*	December 23, 1999				Abst.*	
pL	EP 1 014 274 A1	June 28, 2000	Europe			English	
DL	11-194924	July 21, 1999	Japan	/		Abst.	
					}	<u> </u>	

<sup>\*</sup>Corresponds to EP 1 014 274 A1 (English).

## OTHER DOCUMENTS

EXAMINER INITIAL		AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
DL	✓	Czezowski, Peter J. et al. "Fuzzy Neurons: A Coarse-Grained Reconfigurable Element for Computational Intelligence"; Electrical and Computer Engineering, 1999 IEEE Canadian Conference on Edmonton, Alta., Canada 9-12 May 1999, Piscataway, NJ, USA, IEEE, US, 9 May 1999, pp. 1074-1080.
DL	/	Horio, Y. et al. "Switched-Capacitor Chaotic Neuron for Chaotic Neural Networks"; Proceedings of the International Symposium on Circuits and Systems. (ISCS). Chicago, May 3-6, 1993, New York, IEEE, US, vol. 2, 3 May 1993, pp. 1018-1021.
ρL	✓	Shibata, Tadashi et al. "FA 15.3: Real-Time Reconfiguration Logic Circuits Using Neuron MOS Transistors"; IEEE International Solid State Circuits Conference, IEEE Inc. New York, US, vol. 36, February 1993, pp. 238-239, 295.

EXAMINER	1	7 m	DATE CONSIDERED 11/04
EXAMINER: Initial if citation consinot considered. Include copy of this	-	y or not citation is in conformance with M.P.E.P. 609; draw communication to applicant.	/ line through citation if not in conformance and

OIPE APR 0 6 2001

2

FOIM					_		٠.	8. b4 * 4 0 1 c	(=10/ Co=(=CC	4117, 00Ca£1 =0.		160 M. CO.		
M 2 7	P10	; ; ;	• • •	•			•	**** ***	100040100 05 5144	09/754.632			2	
IN	FORI	HAT	10	N 6	) i <b>S</b>	CI	0	BURE E	TATEMENT	Kazuo AOY	AMAe	<u>t al</u>		
		_		<b>8</b> Y	•	P	ĻĻ	CANT is it seems		75.10 0 0474			15	
		- (1				_	_	. ,, ,, ,,		NT DOCUMENTS	1			
	<u></u>	Τ.		-1-	<u>.</u>			9416	<del></del>		Cr.+m	mecrass	17 APPADPRIA	
17 10 6	+	+	П	T	T	Т	T	<del> </del>	<del> </del>	<del></del>	1	1		
	4-	1	Ц	4	4	Ļ	Ц		ļ		<del>                                     </del>		-	
			П									<b> </b>	<del> </del>	
			П	T	Τ	Τ	П		ŀ				<u> </u>	
	+-	+-	H	+	t	t	H							
	-	╁	H	+	╀	<b>-</b>	Н					<del>                                     </del>		
	1_	$\perp$	Ц	$\downarrow$	$\downarrow$	L	Ц				ļ	<del> </del>	<del> </del>	—
	L		Ц			Ĺ						<u> </u>	<u> </u>	
				T	Γ		П						ł	
	+-	-	H	†	$\dagger$	Н	+	•	<del> </del>		1.			
	+	-	+	+	+	Н	$\dashv$				<del>                                     </del>			
	<del> </del>	_	Н	+	L	Н	4		ļ		<b> </b>	ļ		
					Ш							<u> </u>	ļ	
			П							i				
	1	_	٠.		سا	ч			FOREIGH PATI	ENT DOCUMENTS		A		
	T		·			•••		0415	CDu=1	104	CL=M	mecr-11	74446	A TIO=
	↓	L_,		٦.	П	4	╁	6/23	/95 Japa	n			×	·
-21	1	ᆔ	٠I		M I	4	4	0/23/	JJ Oupu	•••			1	1
ZL	_	7-		61	н	4	7	2/19	704 "				x	Ī
<i></i>		7- 6-	1 7	+-	2	4	1	3/18,	794 "				х	
<i></i>		7- 6-		+-	н	7	1	3/18/	/94 "				х	
7		7- 6-		+-	н	7	+	3/18/	794 "				х	
<i></i>		7-		+-	н	7	+	3/18/	/94 "				X	
<i></i>		7- 6-		74	2					Frin Date Pariment Po	ms. Enc.)		x 	
<i></i>		7-6-	7	74	2			CUMENTS		Title, Date, Postment Po				2005:
nc —		7-6-	7 Hi	74	2 mt	hį		cuwe wite	in being Action, 1	"Considera	tion	for a	Rece	onfi
Dr Dr			Hi Lo	74	2 S C	hi E	e	CUMENTS Sawad	a, et al., using New York	"Considera	tion sist		Reco	
pl DL			Hi Lo	of registre	2 S C	hi T	e v	CUMENTS Sawad Vice F. IFI	a, et al., using Neur	"Considera con MOS Tran 0-89, pp. 41	tion siste	or a (	Reco	uit
קנ קנ	\ \ \ \ \		Hi Lo	or registre	2 Sic	hi T	e v	Sawad vice F IFI yama,	a, et al., using Neuroce. CPSY99 et al., "/ nction",	"Considera con MOS Tran 3-89, pp. 41 A Design Met	tion sists -48, thod f	or a (	Reco	uit
pl pl	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		Hi Lo Ri Ka	of gird	2   HE   S   C   C   C   C   C   C   C   C   C	hi T	0 0 0 M	Sawad vice E JEI yama, OS Fu O, pp	a, et al., using Neur CE CPSY99 et al., "/ nction", 149-56, 1	"Considera con MOS Tran D-89, pp. 41 A Design Met PECHNICAL RI Nov. 27, 198	tion sisto -48, thod f	or a (	Reco	uit
pl pl	/ /		Hi Lo Ka Ka	of gipting in the second secon	2 min S C R 10 (9)	hi T n 9-	0 0 0 0 0	Sawad vice F IFI yama, OS Fu O, pp	a, et al., using Neuroce cpsysoet al., "/nction", 1.49-56, 1.et al., 1.	"Considera con MOS Tran 3-89, pp. 41 A Design Met FECHNICAL RI Nov. 27, 199 'A Method for	tion isisto -48, thod f PORT 99.	or a (	Receirch 27, Circlice.	uit Circ
pl pl	\frac{1}{1}		Hi Lo	of registration of the second	2 S C C C C C C C C C C C C C C C C C C	hi T T n 9-	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Sawad vice F IFI yama, OS Fu O, pp yama, OS Tr kshop	a, et al., using Neur CE. CPSY90 et al., "/ nction", 49-56, i et al., ansistors on Circuit	"Consideration MOS Trans-89, pp. 41 A Design Met TECHNICAL RINOV. 27, 199 'A Method for Realizing at the and Systems	tion isisto -48, thod f PORT 99.	or a (	Receirch 27, Circlice.	uit Circ
ηι 	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		Hi Lo	of registration of the second	2 S C C C C C C C C C C C C C C C C C C	hi T T n 9-	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Sawad vice F IFI yama, OS Fu O, pp yama, OS Tr kshop	a, et al., using Neur CE. CPSY90 et al., "/ nction", 49-56, i et al., ansistors on Circuit	"Considera con MOS Tran 3-89, pp. 41 A Design Met FECHNICAL RI Nov. 27, 199 'A Method for	tion isisted -48, thod in the portion or Des	or a (	Reconstruction of the second s	uit Circ

Form PTO-1448 (A17. 2-21) w.s. 52\*\*\*\*\*\*\* Or Co-Fect INFORMATION DISCLOSURE STATEMENT APPLICANT Kazuo AOYAMA BY APPLICANT (Vac arread shorts if accessary) Jan. 4, 2001 U.S. PATENT DOCUMENTS #16:00 D41 -FOREIGN PATENT DOCUMENTS \*\*\*\*\*\* -475 -. VE 0 OTHER DOCUMENTS line bading Author, Tiele, Date, Portment Pages, Etc.) Kazuo Aoyama, etgal., "A Design of a Circuit with Neuron MOS Transistors Realizing Any Symmetric Function", proceedings of the 2000 IEICE GENERAL CONFERENCE, pp. 855 March 31, 2000. Kazuo Aoyama, et al., "A Threshold Logic-Based Reconfigurable Logic Element with a New Programming Technology", 10th International Conference, FPL 2000, pp. 665-674, August 2000 (IAnim ( C DATE CONSIDERED

Esanues, buriel și statim concideral, who has ar not statum is to conformace, with MPEF 687; Drew line drough citation if or conformance and not consideral, destinds copy of this form with most communication to applicant.

PADEMAR

Service Action

.

: '

.:\*

For	m P	10.	<u>}</u>	44		_	₹ <del>-</del>		<u> </u>	10 (+1 07 Come)	•66	)   4170. 8000487 80.		- - - - - - -	<u></u>		· <u>3</u>	 ` ≕
CAS	7. <b>3</b>	-::	)		N					STATEMENT		Mazuo AOYAMA, et al.					-	
			a	••	_				ligant e/a_i/_e+c			Jan. 4. 20		7	2815			_
		· 4.6. P/									ATE	IT DOCUMENTS		_				-
	"	_	-		•:•	•		• 6	9476		•		6.44	_	mecra	10 2	11.106 BA	? -
	$\perp$	<del>                                     </del>								·		.		1_		_		
	$\perp$	4	_		_	_	1	1	ļ			· · · · · · · · · · · · · · · · · · ·		$\perp$				
	$\perp$	_		1	1	_	$\downarrow$	$\downarrow$	<u> </u>									
	$\perp$	$\perp$	_	1	1	1		$\perp$	<u> </u>									
	4	$\perp$	_	$\perp$	1	1	$\downarrow$	L										
	1	4	4	1	$\downarrow$	1	ļ	L		<u> </u>				I				
	$\downarrow$	1	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	1	Ц	ļ					$\int$				
	+	$\bot$	4.	$\downarrow$	1	ļ	$\downarrow$	Ц		-				I				
	↓_	$\downarrow$	1	Ļ	L	1	L	Ц		ļ			<u> </u>					
	igapha	1	1	L	L	L	Ц			<u> </u>								
_	_	L	L	L	L	L	Ц							Τ				
	<del>,                                    </del>	Τ.					_	. T				T DOCUMENTS	r -	_				
	-	╀	•••		···			4	••••			·	CLAM	-	861713	761	-0	
		╀	H	Н	Н		Н	+					ļ	L			ļ	
	_	⊬	Н		Ц	Ц	Ц	4						L				
	_	_	Ц	4		4	Ц	1						L				,
	<u> </u>	<u> </u>	Ц	4	4	4	4	$\downarrow$						Ŀ			<u></u>	
	L	L	Ц		1		$\perp$						L	L			<u> </u>	
	_	Τ-	Г									e, Dote, Pertanent Pe					<del>- :</del>	
l	<b>~</b>		F	e	эt	u	ri	n	g Gat	e-Level 1	Wei	"A Funct ighted Sum ACTIONS ON	and '	rh:	resh	51d		
	\ \ !		3 7 C	9, <del>a</del> c ii	<del>ja</del>	N S	o. <del>hi</del> it	s	ō, pp <del>Shiba</del> Usin	. 1444-14 <del>ta, et al</del> g Neuron	455 L., MC	, June 19' <del>"Real Ti</del> S Transis	92. <del>no Rec</del> tors",	301	a E i a	ırab	10 L	oa
	~	1	S S	<u>이</u>	11	<b>a</b>	-5 Br	ti Oi	ate C	ircuits (	Con Cie	ference,	<del>1993.</del>					•
A. a 1 m. (	•		_		//	7	$\overline{}$	_	1		DAT	E COMPIDERED	<del>_</del>					-
		1	<u>)</u>	1	7	_	5	2	<u></u>		L	<u> </u>	. 11	1	04			

TIME RMATION DISCLOSURE STATEMENT BY APPLICANT PTO-1449 FORM

ATTY. DOCKET NO. 10746/23	U.S. SERIAL NO. 09/754,632
APPLICANT(S) Aoyama, et al.	
FILING DATE	GROUP

## **U. S. PATENT DOCUMENTS**

EXAMINER INITIAL	PATENT NUMBER	PATENT DATE	NAME	CLASS	SUBCLASS	FILING DATE
pL	5 990 709	November 23, 1999	Thewes, et al.			
-						

FOREIGN PATENT DOCUMENTS

						TRANSL	ATION
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
DL	0 566 739	October 27, 1993	Europe	•			
pl	0 685 807	December 6, 1995	Europe				
,							

OTHER DOCUMENTS

EXAMINER INITIAL		AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
DL	/	Kotani, K., et al. "Neuron-MOS binary-logic circuits featuring dramatic reduction in transistor count and interconnections" ELECTRON DEVICES MEETING, 1992. TECHNICAL DIGEST., INTERNATIONAL SAN FRANCISCO, CA, USA 13-16 DEC. 1992, NEW YORK, NY, USA, IEEE, US, 13 December 1992, pp. 431-434.
DL	<b>√</b>	Tadashi, Shibata, et al. "Neuron MOS Voltage-Mode Circuit Technology for Multiple-Valued Logic" IEICE Transactions on Electronics, Institute of Electronics Information and Comm. Eng. Tokyo, JP, vol. E76-C, no.3, 1 March 1993, pp. 347-356.

EXAMINER	DN	1	7n-	DATE CONSIDERED	11/04
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,		

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

RECEIVED ARIL RO